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intuition in the simple ten-node networks described here, we are
interested in real-time computation of algorithms whose complexity must grow exponentially with the degrees of freedom
[16]. Thus, we conclude that a much more systematic attack
upon distributed real-time control design will be needed.
This paper is organized as follows. In the next section we
offer a sketch of the large body of literature addressing such
issues as correctness, latency, and models of concurrency that
arise in this work. Section 3 then focuses upon certain aspects
of timeliness in distributed controller performance that seem to
have been relatively ignored in the literature to date. In particular, we introduce the notion of a cross latencu matrix , and
provide some experimental evidence of the subtlety in its causal
mechanisms. Section 4
the network designs we have
chosen for the computed torque control of a torque actuated industrial manipulator and provides experimental data concerning
its performance. A conclusion follows.

Abstract

The performance of real-time distributed control systems is shown
to depend critically on both communication and computation
costs. A taxonomy for distributed system performance measurement is introduced. A roughly accurate method of performance prediction for simple systems is presented. Experimental
results demonstrate the effects of communication protocols on
real-world system performance.

2

Introduction

This paper
the design and imp1ementation Of a new
distributed controller intended to standardize all real-time computation within the Yale Robotics Lab and to support the interconnection of any combination of devices from our growing
zoo of robotic sensors, actuators. and kinematic chains. We had
set out with the intention of building “merely” an easily reconfigurable and incrementally cheap family of computational
engines in order to get on with the “real work” of robotics. We
quickly discovered that the very ubiquity of design that so facilitated interconnection led t o a potentially bewildering variation in network behavior depending upon apparently innocent
changes in topology and communication protocols. Thus, the
paper constitutes, as well, a prelude to research in the theory of
distributed message passing controllers.
We have distributed control computation over networks whose
nodes are based upon one of the most powerful commercially
available microprocessors - the Inmos T800 - and whose capacity can be easily expanded (in consequence of the T800’s
novel design) to meet almost any demand. However, mere capacity, in itself, is useless barring effective deployment. We provide preliminary experiments demonstrating our success in tapping this processing power to achieve digital sampling rates and
floating point accuracy in the “benchmark” computed torque
algorithm that compare favorably with any results previously
reported in the literature. At the same time, these experiments
point out the subtleties involved in deploying a controller over
a network of processors: very different results obtain from apparently slight modifications in deployment strategies; the very
notion of sampling rate itself must be revised within more general issues of “timeliness”. Although these subtleties yield to
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A burgeoning body of theory and working designs [13], attests to
the growing belief that distributed processing represents the only
viable solution to the expanding computational requirements of
robotic systems. A meaningful discussion of distributed systems
requires a taxonomy and model. Two widely accepted models of
concurrent computation are the shared memory (SM) model and
the communicating sequential process (CSP) model. The models provide fundamentally different mechanisms for interprocess
communication [14, 71.
A simple shared memory system might have a common bus of
some fixed bandwidth populated by many processors and a common memory store. This provides for efficient message broadcasting, wherein one process communicates an identical message
to all other processors. However the communication bandwidth
remains constant as the number of processors varies, often necessitating exotic bus design while restricting the system to relatively few (tens or so) useful processors [17].
A simple CSP system might have processors connected by individual point-to-point communication channels of fixed bandwidth. Actual systems systems often offer a fixed number of
point-to-point communication connections for each processor,
thus total system communication bandwidth scales linearly with
the number of processors. At the expense of SM-style broadthe csp systems
communication bandwidth
appears to Offer the possibih’ Of very large scale distributed
systems.

‘This work wits supported in part by INMOS Corporation, GMF
Robotics Corporation, Weitek Corporation, and the National Science Foun’dation under a Presidential Young Investigator Award held by the second
author.

CH2876-1/90/0000/1198$01.00 0 1990 IEEE

Physical and Computational Models

1198

3.1

CSP Architecture for Robot Control

We have used control systems based on both SM and CSP architectures, and found CSP based architectures to offer the following advantages for robot control applications:

Extendable Interprocessor Communication Bandwidth:
The fixed bandwidth limitations of shared bus SM architectures restrict them either to applications requiring little
interprocessor communication or t o applications requiring
relatively few processors. The CSP based architectures,
whose communication bandwidth can increase with the
number of processors, admits the possibility of practical
large scale distributed controllers.

No Broadcasting: The control structures we are developing
generally do not require that global information be broadcast to every processor.

Device 1 / 0

-

Transmission and Isolation: The critical bus
bandwidth requirements of SM architecture demand a fast
parallel bus. The CSP architecture, with a multiplicity of
communication channels, places less stringent bandwidth
demands on individual channels. Relatively narrow (often
serial) communication hardware channels suffice, vastly
simplifying the hardware design issues of long distance
transmission and electrical isolation.

The INMOS Transputer is a commercially available microprocessor designed for embedded control. The processor provides DMA support for interprocessor communication, hardware primitives for intra-processor communication between multitasked processes, sub microsecond context switching, and a
hardware scheduler which obviates the necessity of a real-time
operating system or kernel. The user has exceptional freedom
and ease in mapping an abstract topology of processes and soft
channels onto an actual hardware architecture of processors and
hardware channels.

3.2

Distributed Computer Controllers for Continuous Dynamical Plants

The gap between continuous plant and digital discrete controller
models is familiar to every practicing engineer. The proper modeling of system performance and machine arithmetic is an active
concern of both the control [3, 151 and computer science [ l l , 21
communities. Investigators have also begun to directly address
the performance of discrete time nonlinear controllers in continuous time closed loop systems [SI where, roughly speaking, we
desire a “Nyquist sampling theorem” for nonlinear systems.
Concurrent control system implementations, which are used
to accelerate computation, offer additional obstacles to accurate
analysis and synthesis tools. The very notion of sampling period
is compromised by a concurrent implementation. A conventional
discrete time controller has its outputs assume constant values
for discrete sample periods. A concurrent controller, however,
may have no well defined sample period because the inputs and
outputs may be serviced asynchronously and concurrently.

4

Timeliness: A Critical Aspect of Distributed Controller Performance

There is no reason to hope for quick theoretical solutions to the
myriad design issues that arise from juxtaposition of continuous
dynamical plants with digital discrete distributed controllers.
Indeed, as we have tried to suggest above, not even the proper
analytical framework for posing rigorous hybrid design problems
is yet available. At least, however, most of the component issues have already attracted a considerable following, a growing
literature, and we can expect a great deal of progress over the
next decade.
Notably absent from many treatments of distributed realtime control is the explicit inclusion of interprocessor communication costs concomitant with computation costs of a distributed
controller. Yet, in the course of building and running the robot
controller described in the next section, we have observed significant variations in performance whose cause can be attributed to
this phenomenon. The “timeliness” of computations throughout a network depends upon both communication and computation costs. In turn, the communication costs critically depend on both network topology and the interprocessor buffering
paradigms employed.
4.1

Measures of “Timeliness”

A simple sequential model for a terminating computation has
it read some operands from an input, evaluate an expression,
and write the results to an output. We shall call the interval of time between reading the operand and writing the result
(including the finite period consumed by i/o operations themselves) the latency of the computation. If the computation is
performed at regular cycles, we shall term the interval of time
between successive results the update period of the system.
In the terminology of classical control theory, “sample period”
corresponds to the above definition of update period.
A simple concurrent model of computation has the system
reading from n inputs, computing an expression, and writing to
m outputs all concurrently. The “Sample period” is ill defined
in this case. However, a well defined interval of time elapses
between data being read at input i and a valid result based upon
this data appearing at output j . We shall term this interval
the i - j t h cross latency of the computation. There will,
in general, be n . m cross latencies for such a system. If the
computation is performed repetitively, we shall term the interval
of time between successive results at the j’th output to be the
j t h update period of the computation.
Note that, unlike the sequential model presented above where
update period is at least as great as latency, the concurrent
model has no such restriction because several computations may
be simultaneously executing. We feel these quantities capture
important qualities of concurrent computation systems essential
to control applications, and in the sequel we discuss how internal system structure determines the values of these measures,
as well as how they might relate to dynamical models of robot
performance. We conclude this section with a discussion of how
to measure update and latency in actual distribute&systems.

4.1.1

4

U p d a t e and Latency M e a s u r e m e n t

To measure the update rate of a process one can simply filter
the output of the simple process through a dedicated update
measurement process. As indicated in the picture of Figure 1
the update measurement process simply forwards the output of
the simple process, and reports update measurements to the host
over a special channel.
Updale
Report.

the execution time of simple deterministic programs by summing
the time taken for each individual operation in the source code.
This naive estimate of system performance, however, fails t o account for significant system level effects which we s h d discuss
in this section. We will illustrate system level effects in the context of pipelined systems, because they are perhaps the simplest
concurrent systems which clearly illustrate the phenomenon.

4.2.1

Figure 1: Update Measurement
Latency of one or more processes is measured by tagging
incoming data with a timestamp. The timestamp is passed along
with the results of each computation, and the process which
reads the final output can read the timestamp to determine how
long the data was in transit. This technique is pictured in Figure

Buffering Effects: N o Buffering

When several processes pass data over unbuffered links in a
pipelined fashion the data update and latency depend in a curious fashion on the intervals a t which data is made available to
the first processor (pinput),the individual process latencies (pi),
the individual communication latencies (c,), and the intervals a t
which the final results are read from the last process (poutput).

2.

Figure 3: A Simple Pipelined Computation
Figure 3 shows a simple pipeline in which a process repeatedly performs a blocking read on its input link, evaluates a function, and performs a blocking write to its output link.
The average update rate of results from the pipeline is determined by the slowest process cycle in the pipe, maz(pinput, poutput,
(pi+c;+ci+l)i=1,2). This is a consequence of the synchronization
imposed by the unbuffered, blocking communication. At steady
state the processes all eventually depend synchronously either
directly or indirectly on the slowest process in the pipeline.
The average latency of the pipeline is more difficult to predict. The slowest process contributes the latency of its period.
The ”upstream” processes are directly or indirectly synchronized
with the slowest process - waiting to write their results to their
neighbor. Once a steady state is reached, each process upstream
of the slowest contributes one multiple of the slowest’s period to
the overall latency. The downstream processes form their own
pipeline which has its own slowest process, thus these processes
must be recursively analyzed t o determine their overall latency
contribution to the pipeline. The latency analysis must be applied recursively to the downstream processes until the only remaining downstream item is the period with which results are
read from the output of the pipeline, poutput.

Figure 2: Latency Measurement
Note that measurement of latency is problematic if the directed graph corresponding to data flow contains any directed
cycles. For in such a case, when the data “circulates”, suitable criteria determining when the computation has finished are
required. Many of our implementations have data flowing in
undirected cycles, but we have never had the need for directed
cycles.
Cross latency is measured in systems which have multiple
data inputs and multiple data outputs. Latency between any
individual data input and output is the actual cross latency for
the input-output pair.

4.1.2

Global Clocks

Establishing a global time reference is a simple matter when
the network is fully connected either via channels (CSP Model)
or a common bus (SM Model). In practice we have designed
asynchronous control networks. Controller operation does not
require any global time reference - feedback from the physical
plant itself provides the ultimate measure of “timeliness”. Only
when we wish additional diagnostic information from the system,
such as cross latency or run-time execution tracing, does a global
clock become necessary. A global clock of sufficient accuracy
for most purposes may be established by providing stable local
processor clocks which are synchronized at system startup.

4.2

4.2.2

Buffering Effects: Fifo Buffering

The case of communication via first-in first-out buffered links
with blocking 1/0 is the same as unbuffered links when one
represents buffered channels as an appropriately sized chain of
computationless processes which simply input and output repeatedly.

Communication and Computation P e r f o r m a n c e
Issues

4.2.3

A computer system often has predictable time costs associated
-,
with primitive computation operations such as arithmetic (
X , t,etc... ), elementary functions ( sin(.), cos(.), etc ... ), control flow, and the like. Distributed systems will also often have
predictable time costs associated with primitive interprocessor
communication operations. It is sometimes.possible to estimate

Buffering Effects: Latest Buffering

In another kind of buffering, which we shall call latest buffering, two processes perform one way communication via a shared
variable to which one process may perform atomic writes, and
from which the other process may perform atomic reads. The
reads and writes are discrete in time, and non blocking. The
second process clearly may only read the ‘‘latest’’ value written

+,
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by the first process. This buffering technique can be useful for
avoiding synchronization problems in concurrent systems, since
the two processes are completely asynchronous.
The update period of such a process is simply that of the
computation itself along with the internal and external communication times. Note that the update rate is independent of the
data input rate. The latency period for data within a process
is given by the sum of the update period, the time the data
waited in the input buffer, and the time consumed by the actual
input and output operations. Figure 4, which shows the experimentally measured latency of such a computational process as a
function of the frequency at which the input buffer receives new
data, shows that update rate is indeed independent of input rate
and that average latency is equal to the update period plus half
the input period.

+Input

Data Rate

in floating point format and conventional units. This modular
design limits device dependent design to the actuator processors
and frees the control subsystem to perform the purely “algorithmic” task of executing a control law.

0
Subsystem

Figure 5 : Control System Structure
We feel that the distinction between actuator and controller
subsystems offers implementation advantages, by modularizing
device dependence, as well as the conceptual clarity of isolating
the more abstract algorithmic and computational control functions within the controller subsystem.
5.1.1

Computational Hardware

Figure 4: Update and Latency vs Data Input Rate.

5

A Distributed Robot Controller

We have implemented distributed real time control systems.
This section offers a brief discussion of some design and implementation aspects of the actual control systems.

5.1

Device Independence: C o n t r o l and Actuation

Where does the controller end and the plant begin? While the
conceptual distinction between the two entities may be clear,
the physical division is ambiguous. Is the division at the output
shaft from the electric motor to the link? Is it at the command
input to the motor power amplifiers? Or is it at the diodes of
an optical shaft encoder?
We have found it convenient to place this conceptual division
within the processor network itself, partitioning the network into
an a c t u a t o r s u b s y s t e m considered to be part of the plant and
a control s u b s y s t e m which constitutes the controller. Each
robot joint has a dedicated a c t u a t o r processor which provides
a device independent joint interface to the control subsystem.
It handles the multitude of housekeeping task necessary to run
an actual motor - possibly including commutation, position
and velocity estimation, safety monitoring, and the like. The
actuator process is a smart device driver which provides the
control subsystem with a uniform interface to the many (often
infuriatingly different) motor hardware interfaces of the robot.
Each actuator process has one channel to and one channel
from the control subsystem. To the control subsystem it provides current state information - position and velocity of the
joint - in floating point format in conventional units. From the
control subsystem it receives torque (or force) commands, also

The computational hardware for these implementations was the
Yale XP/DCS, a powerful real-time control node based on the
INMOS Transputer floating point microprocessor. Students a t
the Yale robotics Lab currently use the XP/DCS in actual working systems which include: A robot juggler [4],a GMF A500 SCARA arm (51 a field-rate real-time vision system, an advanced sensor-based obstacle avoidance system [6], a variablereluctance motor commutation test bed, and a one degree of
freedom pneumatic-muscle robot. Several new projects are underway.
5.1.2

T h e Plant

The GMF Robotics Model A-500, a four degree of freedom
SCARA type arm shown in Figure 6, was chosen as the target mechanical unit. Each joint which has a motor capable
of delivering torque and a position sensor. Like virtually all
commercially available robot systems, the original A-500 system
controller provides an integrated high level user interface which
serves admirably in industrial applications, but precludes the
low level servo intervention which is needed in the research laboratory. It was therefore necessary to replace the manufacturer’s
control system with our own low level interface. At present interfaces are fully operational for the two primary revolute axes.
5.2

Actual Controller Computational Performance

As a preliminary test for this CSP controller architecture
we have implemented the well known “computed torque” nonlinear feedback control algorithm. While the performance of
this algorithm has been extensively analyzed and simulated, its
computational requirements have precluded its widespread use
in actual systems. Several excellent experimental implementations have been reported in the literature. A purely feedforward
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Figure 6: The GMF Model A-500
inverse dynamics implementation by Kanade at. al. [9] achieved
a 1.2 mS update period for a six axis arm by exploiting structural features of the Newton Euler derivation for equations of
motion. An implementation by Leahy et. al. [12]obtained a 14
mS sample period for a six axis arm. Khosla and Kanade [lo]
achieved a 2 mS sample period for a six a x i s arm using approximations of nonlinear terms. An et. al. [l] obtained a 7 mS
sample period for a three axis arm in an exact implementation
using scaled integer representation.
Rather than optimizing this algorithm to fit an available architecture, we constructed an architecture to suit the algorithm.
We based our implementation on the exact Euler-Lagrange equations for the three dynamically coupled joints of a GMF A500 SCARA arm, including all nonlinear terms of the derivation. Full 32 bit floating point representation was employed,
and mathematical expressions were not optimized to omit special case operations on parameter values of 0.0, 1.0, and the like.

m]

Coaitrolle.

Sub.p“m
..................................

sponding joint actuator processor.
Figures 8, 9, and 10 tabulate actual measured cross latency
matrices for this implementation. The control network has three
inputs and three outputs corresponding to the respective robot
actuator processors. The row index index of a matrix indicates
the state input from each actuator and the column index indicates the command output t o each actuator. For example the
(1,1) element of the matrix represents the self latency of the
network for actuator 1, while the (1,2) element represents the
cross latency from actuator 1 through the network to actuator
2. Units are microseconds.
The network topology and computation distribution scheme
was identical in each case, however different buffering strategies were employed for interprocess communication. Latencies
uniformly under ImS, Figure 8 are observed for the unbuffered
network. Introducing latest buffering, shown in Figure 9, is seen
to significantly increase the off-diagonal terms - representing
increased latency between concurrent partitions of the control algorithm. Figure 10 shows cross latencies obtained by employing
unbuffered communication within the algorithm partitions and
employing latest buffering between them. The strong diagonal
dominance of the matrix shows “self latencies” uniformly under
600pS (for the computationally identical exact computed torque
algorithm) at the expense of increased off-diagonal latencies.
These experimentally measured latencies reveal computational performance which compares favorably with other reported
implementations, thus establishing the usefulness of CSP architectures for robot control. This data underscores the contribution of communication time to overall latency in concurrent
controllers. The examples particularly demonstrate the significance of buffering strategy in determining the communication
costs of a given network topology.
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The system was entirely programmed in the high level language
OCCAM, and no assembly language code was used anywhere in
the system. As pictured in the topology of Figure 7 the feedback expressian for an individual joint, comprising the entire
feedback gain calculation (including off-diagonal terms) and the
appropriate rows of the generalized interia and Coriolis matrices,
were partitioned to processors directly connected to the corre-
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Conclusion

The substantial and ever increasing literature on distributed architectures within the robotics community suggests a consensus
that concurrency offers the only practical solution t o increasing
computational needs.
We have argued that sample period, the classical measure
of “timeliness” in discrete time controllers, is problematic for
concurrent control systems, and have proposed the well defined
quantities of update period (which reduces t o sample period
in the case of sequential implementations) and cross latency as
generalized measures of controller computational performance.
We have constructed a working robot controller, using commercially available components and development tools, whose
performance compares satisfactorily with both sequential and
distributed applications in the literature. Moreover, our experiments demonstrate that update and latency in concurrent systems depend critically on both c o m p u t a t i o n a n d c o m m u n i c a t i o n
costs even though the latter have been relatively ignored in the
literature. We have shown that, in turn, communication costs
depend critically on both the network topology and buffering
strategy.
For simple (pipeline) topologies we have developed a roughly
accurate tool for predicting the latency and update periods that
result from the buffering paradigms of Section 4.2,as depicted
in Figure 4. The surprising variation in cross latencies (Figures
8,9, and 10) that obtains from schemes in the less trivial topologies (Figure 7) suggests the need for a richer set of theoretical
techniques. For even though we do not know exactly what effect the various cross latencies will have on the performance of
our physical closed loop systems (experiments of this kind are
presently in progress) it seems virtually certain that these effects
will become more dramatic in larger distributed controllers.
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